Abstract
Introduction
Aggressive processor design methods are necessitating the use of at speed testing of these processors. It is no longer sufficient to target stuck-at faults, other faults, such as delay faults, are becoming increasingly important to test. At speed testing using external tester is not an economically viable scheme. Self-test is an alternative solution. Widely used self-testing technique, Built In Self Test (BIST), gives good quality test but requires additional hardware and hence it has area and performance overhead.
Software-based self-testing technique is an alternative to structural BIST which uses processor instructions and its functionality in order to test the processor core. Therefore, it has following advantages over structural BIST: 1) it operates in normal mode, 2) there is no area and performance overhead, 3) at speed testing is possible, and 4) no excessive power consumption during test. Functional self-test can easily be applied on a processor core, embedded deep inside an SoC. This paper focuses on functional self-testing of processor cores.
A software based self-test approach targeting delay faults was proposed by Lai et. al [3, 4, 5, 6, 7] . This approach, first classifies a path to be functionally testable or untestable. The constraint extraction procedure for datapath requires a substantial effort to analyze all the instructions and all possible pairs of instructions even though it is not necessary to analyze all the pairs as shown in this paper. Path classification procedure in controller uses sequential path classification methodology which need multiple time frames. This can be eliminated by extracting the constraints on state transitions as shown in this paper.
Overview and definitions
Our methodology considers datapath and controller separately as both of these have different design characteristics.
We model datapath by an Instruction Execution Graph (IE-Graph). In our formulation of the test problem IE-Graph is used to extract constraints imposed on the datapath and elimination of functionally untestable paths. First, constraints on the control signals that can be applied on the paths between a pair of registers in consecutive cycles are extracted. Next, constraint on justifiable data inputs (registers) are extracted. Following these, a combinational constrained ATPG is used to generate test vectors under the extracted constraints. Thus, in this approach only those vectors are generated that can be applied functionally. Further, the search space is significantly small as only those states are used during test generation which can cause data transfer to take place on a path between a pair of registers.
For testing the controller the constraints are extracted in the form of state transitions from its RT level description. These constraints also include the values of status signals in the status register and instruction code in the instruction register of the processor. After extracting the constraints, test generation is performed in two-phases. The first phase is the preprocessing stage during which all paths are classified as functionally untestable or potentially functionally testable. The second phase is the combinational constrained ATPG phase during which tests are generated for the paths classified as potentially functionally testable during the first phase. As the vectors must be generated with constraints on the states and inputs to the controller (contents of the instruction register and status register), the number of timeframes that are required for test generation are reduced. In the final phase test instructions are generated using the knowledge of the control signals and contents of the instruction register in two consecutive time frames. Justification and observation instruction sequence generation processes are based on heuristics which minimize the number of instructions and/or the test application time.
Throughout this paper the following concepts and notation will be used.
Definition 1: A path [9] is defined as an ordered set of gates {g 0 , g 1 ,…, g n }, where g 0 is a primary input or output from a FF, and g n is a primary output or input to a FF. Output of a gate g i is an input to gate g i+1 (0<i<n-1).
Definition 2: A path is functionally testable [3] if there exists a functional test for that path, otherwise the path is functionally untestable.
A functional two-pattern test does not exist to test a path implies that there does not exist an instruction or an instruction sequence to apply the required test in functional mode of operation. Clearly, functionally untestable paths are never activated in normal (functional) operational mode and we need not target these paths in our approach.
We use the following notation to represent signal values. c: represents a value that does not change in two consecutive timeframes, i.e, it represents a stable 0 or a stable 1 value in two time frames. x: represents a bit that can be assigned either a logic 0 or a logic 1 value at will. d: represents a bit that is not cared by state transition. It is the same as x, except that legitimate bit pattern in the register has to be justified. R: represents a rising transition. F: represents a falling transition.
A constraint can be represented by a vector pair, say P, and the elements of P can be 0, 1, x, c, or d.
Definition 3: A Constraint P is said to cover a constraint Q if P = Q or Q can be obtained from P by assigning 0 and 1 values to x's in P.
Datapath
In this section, we consider paths relevant to data transfer between registers in the datapath. The other paths are treated in the next section. The paths, which are going through the logic in the controller, are considered in the next section, even if they start from and end at some register(s) in the datapath.
Datapath is modeled by an IE-Graph. This is based on the concept of S-Graph proposed in [1, 2] . However, unlike S-Graph, the IE-Graph contains information about data transfer activities associated with an instruction as well as the state during which a given action takes place. IE-Graph is constructed from the instruction set architecture and register transfer level description and includes architecture registers of the datapath.
Nodes of the IE-Graph are (i) registers, (ii) two special nodes, IN and OUT, which model external world such as memory and I/O devices, (iii) part of registers which can be independently readable and writable, and (iv) equivalent registers (set of registers which behave in the same way with instruction set, as defined by [2] ), such as registers in a register file. A directed edge between two nodes is drawn iff there exists at least one instruction which is responsible to transfer data (with or without manipulation) over the paths between two nodes (registers). Each edge is marked with a set of [state, instruction(s)] pairs, which are responsible for the data transfer between the pair of nodes. Partial IE-Graph of Parwan processor [8] is shown in Figure 1 . For more details please refer to [10] .
There are two types of constraints imposed on the datapath by the controller; namely, control constraints, and data constraints. Control constraints are the constraints on control signals, which are responsible to transfer data between two registers. These constraints are obtained from the IE-Graph and the RT level description. Data constraints are the constraints on the justifiable data in the registers under control constraints, which can also be obtained from the RT level description. Table 2 . Here we assume that when input to a combinational logic is in high impedance state then it can hold the logic value that is applied before the high impedance state. 
Controller
Controller is a sequential circuit that is normally implemented as Mealy type or Moore type finite state machine. In this section, we treat all the paths that go through the logic in the controller.Test vectors applicable in functional mode of operation to the controller are restricted by the state transitions. Hence, we extract constraints on state transitions prior to test generation.
Change of state of controller is determined by the values in registers (IR and SR), inputs and present state. Input from registers IR and SR (i.e., registers other than the present state register (PSR)) are treated as constrained primary input (CPI). Therefore, we need to extract two types of constraints (i) constraints on state transition, and (ii) constraint on legitimate values in IR and SR registers, as these are treated as constrained primary input. Details of these are given below.
(i) State transition constraints
Constraints on state transition can be extracted by extracting possible valid state transitions under legitimate values in IR, SR and input, by using instruction set architecture and RT level description. We show it using the Parwan processor as an example. 
Conclusion
This paper, presented a systematic approach for delay fault testing using processor instruction set. A graph theoretic model for datapath is developed to model the activities in the datapath. We can efficiently extract the constraints for paths between register pairs using this model. Controller is modeled as a finite state machine and constraints on state transitions are extracted. This will eliminate the need of multiple time frame consideration for test generation to reduce the test generation complexity, as we extract the constraints on state transitions. Constrained combinational ATPG is used for test generation. Experiments on benchmark microprocessors are yet to be carried out. Some efficient heuristics for the generation of justification instruction, which can minimize the test size or test application time, are to be developed.
